**LAB 4 Report**

**Name:**

**UT EID:**

**Section:**

**Checklist:**

**Part 1 -**

1. Simulation waveform of the Flight Attendant Call System for behavioral as well as dataflow modelling
2. K-map for minimizing the expression for next\_state for dataflow modelling
3. Boolean expression for next\_state for dataflow modelling
4. Completed design file (.v) for dataflow modelling

**Part 2 -**

1. State Diagram of the Rising Edge Detector
2. Completed design files (.v) including the top module and clock divider
3. Test-bench of the system
4. Simulation waveform
5. Constraints File (Just the uncommented portion)

**Part 3 -**

1. Completed design files (.v) of all the modules in the system
2. Test-bench of the system
3. Simulation waveform
4. Constraints File (Just the uncommented portion)

***Note*** *🡪 The Verilog codes and the uncommented portions of the constraint files should be copied in your lab report and the* ***actual Verilog (.v), Constraint (.xdc) files and Bitstream (.bit) files*** *need to be zipped and submitted as well on Canvas. You are not allowed to change your codes after final submission as the TAs may download the submitted codes or bitstream files from Canvas during checkouts. For the truth Table, K-maps minimizations and algebraic expressions, you are free to draw them on paper and then put the pictures in your lab report, but please make sure it is legible for the TAs to grade it properly.*